Zero address instruction format is used for

COMPUTER ARCHITECTURE - MULTIPROCESSORS MCQ

• Memory management on a multiprocessor must deal with all of found on
• In a multi-processor configuration two coprocessors are connected to host 8086 processor. The instruction sets of the two coprocessors
• The feature of multimicroprocessor architecture is
• The main objective in building the multimicroprocessor is
• An interface between the user or an application program, and the system resources is
• A multiprocessor operating system should perform
• Zero address instruction format is used for
• If no node having a copy of a cache block, this technique is known as
• A processor that continuously tries to acquire the locks, spinning around a loop till it reaches its success, is known as
• The straight-forward model used for the memory consistency, is called
• One assigned operation for building synchronized operations, is called the
• To update the cached copies of the data item; is the alternative protocol which is known as
• If no node having a copy of a cache block, this technique is known as
• When the home node being the local node, the copies may exist in a third node, called
• A remote node is being the node which has a copy of a
• Cases where variables gets updated without the order of the synchronization are called
• Plotting performance versus number of processors, is refered to as
• The alternative way of a snooping-based coherence protocol, is called a
• All writing procedures for same location are seen having same order; the stated property is called
• Private data that is used by a single-processor, then shared data are used by
• The requesting node sending the requested data starting from the memory, and the requestor which has made the only sharing node, known as
• The term which is named as shared memory with both SMP and DSM referring that the address space is
• Server clusters grow to 10th of thousands and beyond, are called
• In the coherent multiprocessor, caches that is present provides both the migration and
• The pair of instructions including a special load known as a load-linked or load-locked with a special store called a
• The directory must be tracking the group of nodes which have a copy of the block; then the used set is called
• For achieving a speedup up to 80 with 100 processors. What original computation fraction can be sequential
• Multiple-applications independently running, are typically called
• Fetch-and-increment is another task of the
• The particular block's statuses of physical memory are normally kept in one location, called
• The protocols for maintaining coherence of multiple processors are known as
• From inter-processor communication, the misses arises are often called
• Relaxing the W?W ordering, will yield a model known as
• Symmetric multiprocessors architectures, are sometimes known as
• Two-way set associative having a 64-byte block, the single clock-cycle hit time is a
• The tightly coupled set of threads' execution working on a single task, that is called
• The alternative design technique consists of multiprocessors having physically distributed memory, called
• Only one node having a cache block copy, and this cache has written the block, and this memory copy is out of date. Then the processor is called the
• Relaxing the W?R ordering, will yield a model known as
• Microprocessors which are directly connected memory to a single-chip, that is sometimes called as
• An operation being done in a way that intervening operation can be occurred, this operation is called a
• The node which has the memory location and the entry of directory of an address is
• When every cache hierarchy level is a subset of level which is further away from the processor, is refered to as

This question belongs to these collections

• COMPUTER ARCHITECTURE - MULTIPROCESSORS MCQ

Similar questions