Similar Collections

.

questions

Title
The watchdog counts up and resets the MSP430 when it reaches the limit?
Which of the following is correct about WDTCTL?
WDTNMI is found in the
Which of the following bits reads 0 under normal conditions but goes 1 when it wants to initiate some action?
WDTISx bits control the
The process of setting the WDTCNTCL bit in WDTCTL is through
What is the function of this instruction “WDTCTL = WDTPW | WDTCONFIG”, where **#define WDTCONFIG (WDTCNTCL|WDTSSEL)**
Is this instruction correct?
Setting the WDTTMSEL bit of the WDTCTL register makes the watchdog timer act as
WDTIFG flag gets cleared if
Which of the following is true about the BTFRFQx bits of the BTCTL register?
Timer1 is responsible for
For fACLK = 32 KHz, what would be the desirable range of flcd?
Normally BTCNT1 only function is to provide a prescalar for the BNTCNT2?
BTCNT2 provides 2 output signals?
RTCSEC, RTCMIN, RTCDOW etc. are the bytes of a set of registers that are used to store
The RTC module is configured in the calendar mode if
THE RTC module makes use of the Basic Timer1 because
IF RTCIE interrupt is generated then
What does the RTCTEVx bits do?
total questions: 357

Questions

357

Views

4909

Best Answers

299

Points

5