Q:

Number of gates for the full adder can be reduced if JK flip-flop is used for

mhmadesk

Save to bookmark

|

2022-06-14

|

394

Medium

0

Number of gates for the full adder can be reduced if JK flip-flop is used for

storing the carry
subtracting the carry
both a and b
None

Electronics circuits, Communications, MCQ Questions, Electronics circuits MCQ-questions, Communications MCQ-questions,

login and add your own answer to this question

All Answers

mhmadesk

2022-06-14

need an explanation for this answer? contact us directly to get an explanation for this answer

(a).storing the carry

need an explanation for this answer? contact us directly to get an explanation for this answer

total answers (1)